## NCP1209

## Product Preview

## PWM Voltage Mode Controller

The NCP1209P series is an enhanced version of the MC44608P series. It is a high performance voltage mode controller designed for fly-back SMPS

These 2 series are pin to pin compatible. The device is a Power MOSFET driver offering a discrete approach (controller + discrete MOSFET) for building an offline SMPS.

It features a very high efficiency stand-by management consisting in a fully controlled and adaptable Pulsed Mode operation working in conjunction with a secondary reconfiguration.

## Features

- $45 \mathrm{kHz}, 65 \mathrm{kHz}, 77 \mathrm{kHz}$
- 7\% Frequency Accuracy Over the Whole Temp Range
- Extended $\mathrm{V}_{\mathrm{CC}}$ Working Range 8.6 V to 16 V
- Programmable Stand-by Burst Duty Cycle
- Stand-by Mode Selection from the Secondary Side of the SMPS
- 5 mA VHV Start-up Current Source
- Device Inhibition Through Start-up Current Source Reduction


## Typical Applications

- Energy Management in Set Top Box
- Opto Feed-back Offline SMPS
- SMPS Using a Secondary Reconfiguration for the Stand-by Mode
- Ability to Adapt the MOSFET Gate Drive
- All General Purpose Fly-back SMPS

[^0] reserves the right to change or discontinue this product without notice.

## ON Semiconductor ${ }^{\text {w }}$

http://onsemi.com

SMPS CONTROLLER WITH ENHANCED STAND-BY MANAGEMENT
MARKING
DIAGRAMS

PIN CONNECTIONS


ORDERING INFORMATION

| Device | Package | Shipping |
| :---: | :---: | :---: |
| NCP1209P45 | TBD | TBD |
| NCP1209P65 | TBD | TBD |
| NCP1209P77 | TBD | TBD |

NCP1209


Figure 1. Typical Application Example
MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ voltage | $\mathrm{V}_{\mathrm{CC}}$ | 18 | V |
| Pin 3 sink and source current | $\mathrm{I}_{\text {pin3 }}$ | $\pm 3$ | mA |
| VHV pin8 voltage | $\mathrm{V}_{\text {pin8 }}$ | 500 | V |
| Total power supply current | $I_{\text {CC }}$ | 20 | mA |
| All inputs except Vi | $\mathrm{V}_{\text {inputs }}$ | -1.0 to +16 | V |
| Power dissipation and Thermal characteristics Thermal Resistance, Junction to Air PDIP Thermal Resistance, Junction to Air SOIC Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ PDIP Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ SOIC | $\mathrm{R}_{\theta \mathrm{JA}}$ $R_{\text {日JA }}$ $P_{D}$ $P_{D}$ | $\begin{aligned} & 100 \\ & 178 \\ & 600 \\ & 365 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> mW <br> mW |
| Operating Junction Temperature | $\mathrm{T}_{J}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=0^{\circ} \mathrm{C}\right.$ up $105^{\circ} \mathrm{C}$, Output Loaded with 1 nF )

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Section |  |  |  |  |  |
| Output Resistor | $\mathrm{R}_{\mathrm{OL}}$ | 5 | 8.5 | 15 | W |
| Sink | $\mathrm{ROH}_{\mathrm{OH}}$ | - | 15 | - |  |
| Source | $\mathrm{t}_{\mathrm{r}}$ | - | 50 | - | ns |
| Output Voltage Rise Time (from 3 V up to 8 V) | $\mathrm{t}_{\mathrm{f}}$ | - | 50 | - | ns |
| Output Voltage Falling Edge Slew-Rate (from 8 V down to 3 V) |  |  |  |  |  |

## Control Input Section

| Duty Cycle @ I ${ }_{\text {pin3 }}=450 \mu \mathrm{~A}$ | $\mathrm{D}_{450} \mu \mathrm{~A}$ | - | - | 0 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Duty Cycle @ I ${ }_{\text {pin3 }}=225 \mu \mathrm{~A}$ | $\mathrm{D}_{225} \mu \mathrm{~A}$ | TBD | 43 | TBD | \% |
| Control Input Clamp Voltage (Switching phase) @ $\mathrm{I}_{\text {pin3 }}=-225 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {shunt }}$ | 4.65 | 4.9 | 5.15 | V |
| Latched-off Phase Control Input (stand-by) @ $\mathrm{I}_{\text {pin3 }}=75 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LP-STBY }}$ | - | TBD | - | V |
| Latched-off Phase Control Input (stand-by) @ $\mathrm{I}_{\text {pin3 }}=37 \mu \mathrm{~A}$ | V LP-StBY | - | TBD | - | V |
| Internal Pin3 Resistance | $\mathrm{R}_{\text {int3 }}$ | TBD | 2 | TBD | k $\Omega$ |
| $\left(\mathrm{I}_{\text {supply }}-\mathrm{I}_{\mathrm{CC}}\right) / \mathrm{I}_{\text {pin3 }}(75 \mu \mathrm{~A})$ | K3(75) | - | 20 | - | - |
| $\left(\mathrm{I}_{\text {supply }}-\mathrm{I}_{\mathrm{CC}}\right) / \mathrm{I}_{\text {pin3 }}(75 \mu \mathrm{~A})$ | K3(37) | - | 20 | - | - |

## Current Sense Section

| Maximum Sense Input Threshold | $\mathrm{V}_{\text {cS-th }}$ | 0.9 | 1.0 | 1.05 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Bias Current | $\mathrm{l}_{\mathrm{B}-\mathrm{cs}}$ | -1.8 | - | +1.8 | mA |
| Current Sense Source Current during Start-up Phase | ICS-stup | 180 | 200 | 220 | mA |
| Stand-by Current Sense Input Current | ICS-stby | 97 | 100 | 103 | mA |
| LEB + Propagation Delay (P45) | TDLY | TBD | TBD | TBD | ns |
| LEB + Propagation Delay (P65) | TDLY | TBD | TBD | TBD | ns |
| LEB + Propagation Delay (P77) | TDLY | TBD | 350 | TBD | ns |
| Current Sense Propagation Delay (Pin2 to OUT) (P45) | $\mathrm{T}_{\text {prg }}$ | TBD | TBD | TBD | ns |
| Current Sense Propagation Delay (Pin2 to OUT) (P65) | $\mathrm{T}_{\mathrm{prg}}$ | TBD | TBD | TBD | ns |
| Current Sense Propagation Delay (Pin2 to OUT) (P77) | $\mathrm{T}_{\text {prg }}$ | TBD | 175 | TBD | ns |
| Leading Edge Blanking $\mathrm{T}_{\text {DLY }}-\mathrm{T}_{\text {prg }}$ (P45) | $\mathrm{T}_{\text {LEB }}$ | - | TBD | - | ns |
| Leading Edge Blanking $\mathrm{T}_{\text {DLY }}-\mathrm{T}_{\text {prg }}$ (P65) | TLEB | - | TBD | - | ns |
| Leading Edge Blanking $\mathrm{T}_{\mathrm{DLY}}-\mathrm{T}_{\mathrm{prg}}$ (P77) | $\mathrm{T}_{\text {LEB }}$ | - | TBD | - | ns |

## Oscillator Section

| Normal Operation Frequency (P45) | $\mathrm{f}_{\text {osc }}$ | 41.8 | 45 | 48.1 | kHz |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Normal Operation Frequency (P65) | $\mathrm{f}_{\text {osc }}$ | 60.45 | 65 | 69.55 | kHz |
| Normal Operation Frequency (P77) | $\mathrm{f}_{\text {osc }}$ | 71.6 | 77 | 82.4 | kHz |
| Maximum Duty Cycle @ $\mathrm{f}=\mathrm{f}_{\text {osc }}$ | $\mathrm{d}_{\max }$ | 76 | 80 | 84 | $\%$ |


| Overvoltage Section | $\mathrm{V}_{\text {cc-ovp }}$ | 15.9 | 16.4 | 16.9 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=0^{\circ} \mathrm{C}\right.$ up $105^{\circ} \mathrm{C}$, Output Loaded with 1 nF )

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Demagnetisation Detection Section |  |  |  |  |  |
| Demag Comparator Threshold ( $\mathrm{V}_{\text {pin1 }}$ decreasing) | $\mathrm{V}_{\text {dmg-th }}$ | 45 | 50 | 55 | mV |
| Demag Comparator Hysteresis | $\mathrm{H}_{\text {dmg }}$ | - | 30 | - | mV |
| Propagation Delay (Input to Output, Low to High) | TPHL(In/Out) | - | 300 | - | ns |
| Input Bias Current ( $\mathrm{V}_{\text {demag }}=50 \mathrm{mV}$ ) | $\mathrm{I}_{\text {dem-lb }}$ | -0.6 | - | - | mA |
| Negative Clamp Level @ $\mathrm{I}_{\text {demag }}=50 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {cl-neg-dem }}$ | -0.9 | -0.7 | -0.4 | V |
| Positive Clamp Level @ $\mathrm{I}_{\text {demag }}=50 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {cl-pos dem }}$ | 9 | 10 | 11 | V |

## Overtemperature Section

| Overtemp |
| :--- |
|       <br> Normal Mode Recovery Section  - 150 - ${ }^{\circ} \mathrm{C}$ <br> Demagnetisation Voltage for Normal Mode Recovery Vdem NM 2.38 2.4 2.52 V |

## Supply Section

| Start-up Voltage | $\mathrm{V}_{\text {stup }}$ | 11.8 | 12.4 | 13 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Disabling $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {uvio1 }}$ | 8.2 | 8.6 | 9 | V |
| $\mathrm{V}_{\text {CC }}$ Voltage for Istart-up activation | $\mathrm{V}_{\text {uvio2 }}$ | 5.03 | 5.3 | 5.5 | V |
| $1^{\text {st }}$ level start-up HV Current Source @ $\mathrm{V}_{\text {CC }}<1.5 \mathrm{~V}$ | $I_{\text {CC1 }}$ | 100 | 200 | 300 | mA |
| $2^{\text {nd }}$ level start-up HV Current Source @ V ${ }_{\text {CC }}>3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{CC2L}}$ | 3.2 | 4.2 | 4.8 | mA |
| $2^{\text {nd }}$ level start-up HV Current Source @ V ${ }_{\text {CC }}=10 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{CC} 2 \mathrm{H}}$ | 2.2 | 3.2 | 3.8 | mA |
| Start-up Current Source Leakage | $\mathrm{I}_{\text {stup Ik }}$ | - | 70 | - | mA |
| ICC when Switching (P45) | Iccs | TBD | - | TBD | mA |
| ICC when Switching (P65) | $I_{\text {ccs }}$ | TBD | - | TBD | mA |
| ICC when Switching (P77) | Iccs | 2.2 | 2.6 | 3 | mA |
| $I_{\text {Cc }}$ in the Latched Off Phase | I Ccoff | 350 | 500 | 650 | mA |
| Hiccup Mode Duty Cycle | $\mathrm{D}_{\text {hiccup }}$ | - | 12.5 | - | \% |

## PACKAGE DIMENSIONS

DIP-8
CASE 626-05
ISSUE L


NOTES:

1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS)
3. DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 9.40 | 10.16 | 0.370 | 0.400 |
| B | 6.10 | 6.60 | 0.240 | 0.260 |
| C | 3.94 | 4.45 | 0.155 | 0.175 |
| D | 0.38 | 0.51 | 0.015 | 0.020 |
| F | 1.02 | 1.78 | 0.040 | 0.070 |
| G | 2.54 | BSC | 0.100 |  |
| BSC |  |  |  |  |
| H | 0.76 | 1.27 | 0.030 | 0.050 |
| J | 0.20 | 0.30 | 0.008 | 0.012 |
| K | 2.92 | 3.43 | 0.115 |  |
| L | 7.62 | BSC | 0.135 |  |
| M | --- | $10^{\circ}$ | 0.300 |  |

## PACKAGE DIMENSIONS

SO-8
CASE 751-07
ISSUE W


NCP1209
Notes


#### Abstract

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.


## PUBLICATION ORDERING INFORMATION

Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.


[^0]:    This document contains information on a product under development. ON Semiconductor

