Product Preview **PWM Voltage Mode Controller**

The NCP1209P series is an enhanced version of the MC44608P series. It is a high performance voltage mode controller designed for fly–back SMPS.

These 2 series are pin to pin compatible. The device is a Power MOSFET driver offering a discrete approach (controller + discrete MOSFET) for building an offline SMPS.

It features a very high efficiency stand–by management consisting in a fully controlled and adaptable Pulsed Mode operation working in conjunction with a secondary reconfiguration.

Features

- 45 kHz, 65 kHz, 77 kHz
- 7% Frequency Accuracy Over the Whole Temp Range
- Extended V_{CC} Working Range 8.6 V to 16 V
- Programmable Stand–by Burst Duty Cycle
- Stand-by Mode Selection from the Secondary Side of the SMPS
- 5 mA VHV Start-up Current Source
- Device Inhibition Through Start-up Current Source Reduction

Typical Applications

- Energy Management in Set Top Box
- Opto Feed-back Offline SMPS
- SMPS Using a Secondary Reconfiguration for the Stand–by Mode
- Ability to Adapt the MOSFET Gate Drive
- All General Purpose Fly-back SMPS


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor[™]

http://onsemi.com


SMPS CONTROLLER WITH ENHANCED STAND-BY MANAGEMENT



хх	= Specific Device Code
А	= Assembly Location
WL, L	= Wafer Lot
YY, Y	= Year


WW, W = Work Week

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping
NCP1209P45	TBD	TBD
NCP1209P65	TBD	TBD
NCP1209P77	TBD	TBD





MAXIMUM RATINGS


Rating	Symbol	Value	Unit
V _{CC} voltage	V _{CC}	18	V
Pin 3 sink and source current	I _{pin3}	±3	mA
VHV pin8 voltage	V _{pin8}	500	V
Total power supply current	I _{CC}	20	mA
All inputs except Vi	V _{inputs}	-1.0 to +16	V
Power dissipation and Thermal characteristics Thermal Resistance, Junction to Air PDIP Thermal Resistance, Junction to Air SOIC Maximum power dissipation at $T_A = 85^{\circ}C$ PDIP Maximum power dissipation at $T_A = 85^{\circ}C$ SOIC	R _{θJA} R _{θJA} P _D P _D	100 178 600 365	°C/W °C/W mW mW
Operating Junction Temperature	TJ	150	°C
Operating Ambient Temperature	T _A	-25 to +85	°C

Characteristic	Symbol	Min	Тур	Max	Unit
Output Section					
Output Resistor Sink Source	R _{OL} R _{OH}	5 -	8.5 15	15 -	W
Output Voltage Rise Time (from 3 V up to 8 V)	tr	_	50	-	ns
Output Voltage Falling Edge Slew–Rate (from 8 V down to 3 V)	t _f	_	50	-	ns
Control Input Section					
Duty Cycle @ I _{pin3} = 450 μA	D _{450 μA}	-	-	0	%
Duty Cycle @ I _{pin3} = 225 μA	D _{225 μA}	TBD	43	TBD	%
Control Input Clamp Voltage (Switching phase) @ $I_{pin3} = -225 \mu A$	V _{shunt}	4.65	4.9	5.15	V
Latched–off Phase Control Input (stand–by) @ $I_{pin3} = 75 \mu A$	V _{LP-STBY}	_	TBD	-	V
Latched–off Phase Control Input (stand–by) @ $I_{pin3} = 37 \ \mu A$	V _{LP-STBY}	_	TBD	-	V
Internal Pin3 Resistance	R _{int3}	TBD	2	TBD	kΩ
(I _{supply} – I _{CC}) / I _{pin3} (75 μA)	K3(75)	_	20	-	-
(I _{supply} – I _{CC}) / I _{pin3} (75 μA)	K3(37)	_	20	-	_
Current Sense Section					
Maximum Sense Input Threshold	V _{CS-th}	0.9	1.0	1.05	V
Input Bias Current	I _{B-cs}	-1.8	-	+1.8	mA
Current Sense Source Current during Start-up Phase	I _{CS-stup}	180	200	220	mA
Stand-by Current Sense Input Current	I _{CS-stby}	97	100	103	mA
LEB + Propagation Delay (P45)	T _{DLY}	TBD	TBD	TBD	ns
LEB + Propagation Delay (P65)	T _{DLY}	TBD	TBD	TBD	ns
LEB + Propagation Delay (P77)	T _{DLY}	TBD	350	TBD	ns
Current Sense Propagation Delay (Pin2 to OUT) (P45)	T _{prg}	TBD	TBD	TBD	ns
Current Sense Propagation Delay (Pin2 to OUT) (P65)	T _{prg}	TBD	TBD	TBD	ns
Current Sense Propagation Delay (Pin2 to OUT) (P77)	T _{prg}	TBD	175	TBD	ns
Leading Edge Blanking T _{DLY} – T _{prg} (P45)	T _{LEB}	-	TBD	-	ns
Leading Edge Blanking T _{DLY} – T _{prg} (P65)	T _{LEB}	-	TBD	-	ns
Leading Edge Blanking T _{DLY} – T _{prg} (P77)	T _{LEB}	-	TBD	-	ns
Oscillator Section					-
Normal Operation Frequency (P45)	f _{osc}	41.8	45	48.1	kHz
Normal Operation Frequency (P65)	f _{osc}	60.45	65	69.55	kHz
Normal Operation Frequency (P77)	f _{osc}	71.6	77	82.4	kHz
Maximum Duty Cycle @ f = f _{osc}	d _{max}	76	80	84	%
Overvoltage Section					
OVP threshold level on V _{CC}	V _{cc-ovp}	15.9	16.4	16.9	V

Characteristic	Symbol	Min	Тур	Max	Unit
Demagnetisation Detection Section					
Demag Comparator Threshold (Vpin1 decreasing)	V _{dmg-th}	45	50	55	mV
Demag Comparator Hysteresis	H _{dmg}	-	30	-	mV
Propagation Delay (Input to Output, Low to High)	T _{PHL(In/Out)}	-	300	-	ns
Input Bias Current (V _{demag} = 50mV)	I _{dem-Ib}	-0.6	-	-	mA
Negative Clamp Level @ I _{demag} = 50 μA	V _{cl-neg-dem}	-0.9	-0.7	-0.4	V
Positive Clamp Level @ I _{demag} = 50 μA	V _{cl-pos dem}	9	10	11	V
Overtemperature Section					
Overtemp		_	150	-	°C
Normal Mode Recovery Section					
Demagnetisation Voltage for Normal Mode Recovery	Vdem NM	2.38	2.4	2.52	V
Supply Section					
Start-up Voltage	V _{stup}	11.8	12.4	13	V
Output Disabling V _{CC}	V _{uvlo1}	8.2	8.6	9	V
V _{CC} Voltage for Istart–up activation	V _{uvlo2}	5.03	5.3	5.5	V
1 st level start–up HV Current Source @ V_{CC} < 1.5 V	I _{CC1}	100	200	300	mA
2^{nd} level start–up HV Current Source @ V _{CC} > 3 V	I _{CC2L}	3.2	4.2	4.8	mA
2^{nd} level start–up HV Current Source @ V _{CC} = 10 V	I _{CC2H}	2.2	3.2	3.8	mA
Start-up Current Source Leakage	I _{stup Ik}	-	70	-	mA
I _{CC} when Switching (P45)	I _{CCS}	TBD	-	TBD	mA
I _{CC} when Switching (P65)	I _{CCS}	TBD	-	TBD	mA
I _{CC} when Switching (P77)	I _{CCS}	2.2	2.6	3	mA
I _{CC} in the Latched Off Phase	ICCOFF	350	500	650	mA
Hiccup Mode Duty Cycle	D _{hiccup}	_	12.5	-	%

PACKAGE DIMENSIONS

DIP-8 CASE 626-05 ISSUE L




NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS). 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIMETERS		INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	9.40	10.16	0.370	0.400		
В	6.10	6.60	0.240	0.260		
С	3.94	4.45	0.155	0.175		
D	0.38	0.51	0.015	0.020		
F	1.02	1.78	0.040	0.070		
G	2.54	2.54 BSC		0.100 BSC		
Н	0.76	1.27	0.030	0.050		
J	0.20	0.30	0.008	0.012		
K	2.92	3.43	0.115	0.135		
L	7.62 BSC		0.300 BSC			
М		10°		10°		
N	0.76	1.01	0.030	0.040		

PACKAGE DIMENSIONS

SO-8 CASE 751-07 **ISSUE W**



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010	
L	0.19	0.25	0.007	0.010	
Κ	0.40	1.27	0.016	0.050	
Μ	0 0 8 0		0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

<u>Notes</u>

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Findle: 303–675–2175 of 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.